## Wireless Circuits and Systems Laboratory

## Procedure #12 Schematic Capture in ADS

Schematic capture is a process by which the physical configuration of a circuit schematic may be automatically generated in the layout program. For example, if you configure a schematic comprised of microstrip lines, you can use schematic capture to create a layout file for use with the *Momentum* simulator without actually 'drawing' the circuit. Note that an element in a circuit schematic must be associated with some physical object in order for schematic capture to work, e.g. you cannot use schematic capture to generate a layout for an ideal resistor (unless the component has 'artwork' associated with it).

In this procedure we will start by defining a microstrip geometry (the same one used in Procedure #11) and proceed with the schematic capture process.


In order to keep this procedure brief, extensive references are made to Procedures #11.

## Schematic Capture Process

- 1) Set up the circuit schematic given in Figure 1. This schematic is identical to that described at the beginning of Procedure #11, **except that the Lstub variable is equal to 6.92**. (Note: this is the "tuned" value of the stub length that created a maximum  $S_{11}$  and minimum  $S_{21}$  at 4 GHz.)
- 2) In the schematic window, click on Layout -> Generate/Update layout. In most cases, the parameters in the pop-up window (see Figure 2) do not have to be modified. (If you find the layout does not come out as expected, or you are combining multiple schematics, you may have to vary the default values.)
- 3) Click on OK in the pop-up window. You will see a status report about the items that were placed into the layout. (Note that the tee-junction has a physical shape that resembles, in this case, a rectangle.)
- 4) Click on OK to close the schematic capture report window.
- 5) At this point, the layout window should be opened (if not you can do this manually) and you should see a representation of the circuit (Figure 3).
  - a) If you see large boxes with an "X" in them, these should be deleted. These boxes represent the "Term" elements that are attached to each end of the circuit schematic.
    - i) To delete the Term elements, select them with the mouse and then click the Trash can symbol to delete.
    - ii) Also select and delete any "pins" (rectangular or diamond-shaped symbols) that were associated with the Term elements but are not attached to the circuit geometry.
  - b) Save the layout window. (By default, the layout will have the same name as the associated schematic.)

If you are intending to perform a Momentum simulation of the layout, you can proceed to the **Add Ports** section in Procedure #8.

<u></u>	
MSub 🕹	Term1 MLIN Term2 Term2
	Num=1 · · · · TL2 · · · · · · · · · · · · · · · · · · TL4 · · · · · · · · <b>∫ ∫</b> ·Num=2 · · ·
. MSUB	Z=50 Ohm Subst="MSub1" MT <sup>®</sup> E Subst="MSub1" ] Z=50 Ohm .
MSub1	- W=W50 mm Tee <mark>1</mark> W=W50 mm
H=1.575 mm	li i i i i i i L≓10 mm i i i i Sub <mark>ist=</mark> "MSub1" i i i i L=10 mm i i i i i ∏
Er=4.3 h in the third in the	. The second se
- Mur=1 🚣	🚦
Cond=1.0E+50	1
Hu=1.0e+033 mm	Ver VAR
T=.043 mm	VAR1 VAR1 VAR1 VAR1 VAR1 VAR1 VAR1 VAR1
TanD=:022	ter er er v W50≖3.058- er er er er er er var Arnostub1er er er er er er <b>er er er</b> er
Rough=0 mm	
	L=Lstub mm Start=.5 GHz
	Angle=70 Stop=5 GHz
	Step=.1 GHz



Generate/Update Layout:5		the last here		×	
Starting Component	Equivalence's Location	n <mark>n</mark> Op	tions	è.	
TL2	x		Delete equivalent components		
Equivalent Component	0.0		in Layout that have been deleted in Schematic	2 mil	
		an <sup>b</sup> ara Mara	been deleted in Schematic	55	
Equivalence's Status	0.0		Show status report		
not created			Contained 1	J.,	
	Angle		Preferences		
Position Fixed	0.0		Trace Control		
Note: When you choose OK or Apply, the "Undo" stack will be cleared. Current design will be saved in ".sync" file. Use File>Open to retrieve.					
OK	Apply	Canc	el Help		

Figure 2. Pop-up window for the schematic capture process.




Figure 3. Layout that is automatically generated using schematic capture (after removal of the Term elements and associated pins).